c

spinal.lib.bus.tilelink.sim

BridgeTestbench

class BridgeTestbench extends AnyRef

Linear Supertypes
AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. BridgeTestbench
  2. AnyRef
  3. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new BridgeTestbench(m: Bus, s: Bus, cd: ClockDomain)

Value Members

  1. val globalMem: SparseMemory
  2. implicit val idAllocator: IdAllocator
  3. implicit val idCallback: IdCallback
  4. val inputAgent: MasterAgent
  5. val inputMapping: Endpoint
  6. val inputSpec: MasterSpec
  7. val inputTester: MasterTester
  8. val outputAgent: MemoryAgent
  9. def testPerSource(count: Int): BridgeTestbench.this.type