Packages

  • package root
    Definition Classes
    root
  • package vexiiriscv
    Definition Classes
    root
  • package memory
    Definition Classes
    vexiiriscv
  • class MmuPlugin extends FiberPlugin with AddressTranslationService

    Implement the RISC-V MMU using a N-way set associative TLB storage.

    Implement the RISC-V MMU using a N-way set associative TLB storage. This fit very well with FPGA which have distributed memories. For FPGA that do not have that, the MmuPortParameter can be configured to have a low number of sets or use 1 cycle delay to be inferable as block ram.

    Plugins which uses the MmuPlugin can request TLB storage, then they can require the MmuPlugin to bind a new port on a existing pipeline using that TLB storage. A given TLB storage can be used by multiple MMU ports.

    MMU miss will not by itself trigger a TLB refill. This is instead triggered by the TrapPlugin.

    Definition Classes
    memory
  • PortSpec
  • RefOwnerType
  • StorageSpec

case class PortSpec(stages: Seq[NodeBaseApi], preAddress: Payload[UInt], forcePhysical: Payload[Bool], usage: AddressTranslationPortUsage, pp: MmuPortParameter, ss: StorageSpec, rsp: AddressTranslationRsp) extends Product with Serializable

Linear Supertypes
Serializable, Serializable, Product, Equals, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. PortSpec
  2. Serializable
  3. Serializable
  4. Product
  5. Equals
  6. AnyRef
  7. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new PortSpec(stages: Seq[NodeBaseApi], preAddress: Payload[UInt], forcePhysical: Payload[Bool], usage: AddressTranslationPortUsage, pp: MmuPortParameter, ss: StorageSpec, rsp: AddressTranslationRsp)

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  5. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native() @IntrinsicCandidate()
  6. val ctrlStage: NodeBaseApi
  7. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  8. val forcePhysical: Payload[Bool]
  9. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @IntrinsicCandidate()
  10. val hitsStage: NodeBaseApi
  11. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  12. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  13. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  14. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  15. val pp: MmuPortParameter
  16. val preAddress: Payload[UInt]
  17. val readStage: NodeBaseApi
  18. val rsp: AddressTranslationRsp
  19. val rspStage: NodeBaseApi
  20. val ss: StorageSpec
  21. val stages: Seq[NodeBaseApi]
  22. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  23. val usage: AddressTranslationPortUsage
  24. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  25. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native()
  26. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] ) @Deprecated
    Deprecated

Inherited from Serializable

Inherited from Serializable

Inherited from Product

Inherited from Equals

Inherited from AnyRef

Inherited from Any

Ungrouped