Packages

  • package root
    Definition Classes
    root
  • package vexiiriscv
    Definition Classes
    root
  • package test
    Definition Classes
    vexiiriscv
  • class VexiiRiscvProbe extends AnyRef

    VexiiRiscvProbe can be used in a simulation to probe the activities of VexiiRiscv and notifies a list of TraceBackend with what happened (ex commit, memory load, memory store, trap, ...)

    VexiiRiscvProbe can be used in a simulation to probe the activities of VexiiRiscv and notifies a list of TraceBackend with what happened (ex commit, memory load, memory store, trap, ...)

    There is a few usefull backends : - RVLS to check that the simulated VexiiRiscv CPU is doing things right - A file backend, to keep a text file trace of what happened (instead of having to look into a waveform)

    It also keep a trace of various performance metrics, as the IPC, branch miss rate, ...

    Definition Classes
    test
  • DecodeCtx
  • FetchCtx
  • HartCtx
  • JbStats
  • MicroOpCtx
  • ProbeTraceIo

class ProbeTraceIo extends TraceIo

Linear Supertypes
TraceIo, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. ProbeTraceIo
  2. TraceIo
  3. AnyRef
  4. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new ProbeTraceIo()

Value Members

  1. var address: Long
    Definition Classes
    TraceIo
  2. var data: Long
    Definition Classes
    TraceIo
  3. var error: Boolean
    Definition Classes
    TraceIo
  4. var fromHart: Boolean
  5. var hartId: Int
  6. var io: Boolean
  7. var mask: Int
    Definition Classes
    TraceIo
  8. def serialized(): String
    Definition Classes
    TraceIo
  9. var size: Int
    Definition Classes
    TraceIo
  10. var sizel2: Int
  11. var write: Boolean
    Definition Classes
    TraceIo