Packages

c

spinal.core.internals

ComponentEmitterVerilog

class ComponentEmitterVerilog extends ComponentEmitter

Linear Supertypes
ComponentEmitter, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. ComponentEmitterVerilog
  2. ComponentEmitter
  3. AnyRef
  4. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new ComponentEmitterVerilog(c: Component, systemVerilog: Boolean, verilogBase: VerilogBase, algoIdIncrementalBase: Int, mergeAsyncProcess: Boolean, asyncResetCombSensitivity: Boolean, anonymSignalPrefix: String, nativeRom: Boolean, nativeRomFilePrefix: String, caseRom: Boolean, emitedComponentRef: ConcurrentHashMap[Component, Component], emitedRtlSourcesPath: LinkedHashSet[String], pc: PhaseContext, spinalConfig: SpinalConfig, romCache: HashMap[String, String])

Type Members

  1. class AsyncProcess extends AnyRef
    Definition Classes
    ComponentEmitter
  2. class SyncGroup extends AnyRef
    Definition Classes
    ComponentEmitter

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. val _referenceSet: LinkedHashSet[String]
  5. var _referenceSetEnabled: Boolean
  6. def accessBitVectorFixed(e: BitVectorRangedAccessFixed): String
  7. def accessBitVectorFloating(e: BitVectorRangedAccessFloating): String
  8. def accessBoolFixed(e: BitVectorBitAccessFixed): String
  9. def accessBoolFloating(e: BitVectorBitAccessFloating): String
  10. val algoIdIncrementalBase: Int
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  11. var algoIdIncrementalOffset: Int
    Definition Classes
    ComponentEmitter
  12. def allocateAlgoIncrementale(): Int
    Definition Classes
    ComponentEmitter
  13. val analogs: ArrayBuffer[BaseType]
    Definition Classes
    ComponentEmitter
  14. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  15. val beginModule: StringBuilder
  16. def boolLiteralImpl(e: BoolLiteral): String
  17. val c: Component
  18. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native() @IntrinsicCandidate()
  19. def commentTagsToString(host: SpinalTagReady, comment: String): String
    Definition Classes
    ComponentEmitter
  20. def component: Component
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  21. val createInterfaceWrap: LinkedHashMap[Data, String]
    Definition Classes
    ComponentEmitter
  22. def cutLongExpressions(): Unit
    Definition Classes
    ComponentEmitter
  23. val declarations: StringBuilder
  24. val declaredInterface: HashSet[Interface]
  25. val definitionAttributes: StringBuilder
  26. def dispatchExpression(e: Expression): String
  27. def elaborate(): Unit
    Definition Classes
    ComponentEmitter
  28. def emitAnalogs(): Unit
  29. def emitArchitecture(): Unit
  30. def emitAssignedExpression(that: Expression): String
  31. def emitAsynchronous(process: AsyncProcess): Unit
  32. def emitAsynchronousAsAsign(process: AsyncProcess): Boolean
  33. def emitBaseTypeSignal(baseType: BaseType, name: String): String
  34. def emitBaseTypeWrap(baseType: BaseType, name: String): String
  35. def emitBeginEndModule(): Unit
  36. def emitBitVectorLiteral(e: BitVectorLiteral): String
  37. def emitClockedProcess(emitRegsLogic: (String, StringBuilder) ⇒ Unit, emitRegsInitialValue: (String, StringBuilder) ⇒ Unit, b: StringBuilder, clockDomain: ClockDomain, withReset: Boolean): Unit
  38. def emitEntity(): Unit
  39. def emitEnumDebugLogic(): Unit
  40. def emitEnumLiteralWrap(e: EnumLiteral[_ <: SpinalEnum]): String
  41. def emitEnumParams(): Unit
  42. def emitEnumPoison(e: EnumPoison): String
  43. def emitExpression(that: Expression): String
  44. def emitExpressionNoWrappeForFirstOne(that: Expression): String
  45. def emitInitials(): Unit
  46. def emitInterfaceSignal(data: Interface, name: String): String
  47. def emitLeafStatements(statements: ArrayBuffer[LeafStatement], statementIndexInit: Int, scope: ScopeStatement, assignmentKind: String, b: StringBuilder, tab: String): Int
  48. def emitLocation(that: AssignmentStatement): String
  49. def emitMaskedLiteral(e: MaskedLiteral): String
  50. def emitMem(mem: Mem[_]): Unit
  51. def emitMems(mems: ArrayBuffer[Mem[_]]): Unit
  52. def emitMuxes(): Unit
  53. def emitReference(that: DeclarationStatement, sensitive: Boolean): String
  54. def emitReferenceNoOverrides(that: DeclarationStatement): String
  55. def emitSignals(): Unit
  56. def emitSubComponents(openSubIo: HashSet[BaseType]): Unit
  57. def emitSynchronous(component: Component, group: SyncGroup): Unit
  58. val endModule: StringBuilder
  59. val enumDebugStringList: ArrayBuffer[(SpinalEnumCraft[_ <: SpinalEnum], String, Int)]
  60. def enumEgualsImpl(eguals: Boolean, sim: Boolean)(e: BinaryOperator with EnumEncoded): String
  61. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  62. def equals(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  63. val expressionToWrap: LinkedHashSet[Expression]
    Definition Classes
    ComponentEmitter
  64. def fillExpressionToWrap(): Unit
  65. def getBaseTypeSignalInitBoot(signal: BaseType): String
  66. def getBaseTypeSignalRandBoot(signal: BaseType): String
  67. def getBaseTypeSignalSimInit(signal: BaseType): String
  68. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @IntrinsicCandidate()
  69. def getOrDefault[X, Y](map: ConcurrentHashMap[X, Y], key: X, default: Y): Y
    Definition Classes
    ComponentEmitter
  70. def getTrace(): ComponentEmitterTrace
  71. def hashCode(): Int
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @IntrinsicCandidate()
  72. def idToBits[T <: SpinalEnum](senum: SpinalEnumElement[T], encoding: SpinalEnumEncoding): String
  73. val initials: ArrayBuffer[LeafStatement]
    Definition Classes
    ComponentEmitter
  74. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  75. def isSubComponentInputBinded(data: BaseType): Expression
    Definition Classes
    ComponentEmitter
  76. val localEnums: LinkedHashSet[(SpinalEnum, SpinalEnumEncoding)]
  77. val localparams: StringBuilder
  78. val logics: StringBuilder
  79. var memBitsMaskKind: MemBitsMaskKind
  80. val mems: ArrayBuffer[Mem[_]]
    Definition Classes
    ComponentEmitter
  81. val mergeAsyncProcess: Boolean
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  82. val multiplexersPerSelect: LinkedHashMap[(Expression with WidthProvider, Int), ArrayBuffer[Multiplexer]]
    Definition Classes
    ComponentEmitter
  83. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  84. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  85. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  86. val openSubIo: HashSet[BaseType]
    Definition Classes
    ComponentEmitter
  87. def operatorImplAsBinaryOperator(verilog: String)(e: BinaryOperator): String
  88. def operatorImplAsBinaryOperatorLeftSigned(vhd: String)(op: BinaryOperator): String
  89. def operatorImplAsBinaryOperatorSigned(vhd: String)(op: BinaryOperator): String
  90. def operatorImplAsCat(e: Operator.Bits.Cat): String
  91. def operatorImplAsEnumToEnum(e: CastEnumToEnum): String
  92. def operatorImplAsMux(e: BinaryMultiplexer): String
  93. def operatorImplAsNoTransformation(func: Cast): String
  94. def operatorImplAsUnaryOperator(verilog: String)(e: UnaryOperator): String
  95. def operatorImplResize(func: Resize): String
  96. def operatorImplResizeSigned(func: Resize): String
  97. def outSigCanInline(sig: BaseType): Boolean
  98. val outputNoNeedWrap: LinkedHashSet[Expression]
  99. val outputSignalNoUse: LinkedHashSet[BaseType]
  100. val outputWrap: LinkedHashMap[Expression, String]
  101. val outputsToBufferize: LinkedHashSet[BaseType]
    Definition Classes
    ComponentEmitter
  102. val portMaps: ArrayBuffer[String]
  103. val processes: LinkedHashSet[AsyncProcess]
    Definition Classes
    ComponentEmitter
  104. val randBoots: ArrayBuffer[BaseType]
  105. def readedOutputWrapEnable: Boolean
    Definition Classes
    ComponentEmitter
  106. def refImpl(e: BaseType): String
  107. def referenceSetAdd(str: String): Unit
  108. def referenceSetPause(): Unit
  109. def referenceSetResume(): Unit
  110. def referenceSetSorted(): LinkedHashSet[String]
  111. def referenceSetStart(): Unit
  112. def referenceSetStop(): Unit
  113. val referencesOverrides: HashMap[Nameable, Any]
    Definition Classes
    ComponentEmitter
  114. def result: String
  115. def shiftLeftByIntFixedWidthImpl(e: ShiftLeftByIntFixedWidth): String
  116. def shiftLeftByIntImpl(e: ShiftLeftByInt): String
  117. def shiftLeftByUIntImpl(e: ShiftLeftByUInt): String
  118. def shiftLeftByUIntImplSigned(e: ShiftLeftByUInt): String
  119. def shiftRightByIntFixedWidthImpl(e: ShiftRightByIntFixedWidth): String
  120. def shiftRightByIntImpl(e: ShiftRightByInt): String
  121. def shiftRightSignedByIntFixedWidthImpl(e: ShiftRightByIntFixedWidth): String
  122. def signalNoUse(sig: BaseType): Boolean
  123. val spinalConfig: SpinalConfig
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  124. val subComponentInputToNotBufferize: HashSet[Any]
    Definition Classes
    ComponentEmitter
  125. val syncGroups: LinkedHashMap[(ClockDomain, ScopeStatement, Boolean, Any), SyncGroup]
    Definition Classes
    ComponentEmitter
  126. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  127. def toString(): String
    Definition Classes
    AnyRef → Any
  128. var verilogIndexGenerated: Boolean
  129. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  130. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native()
  131. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  132. def wrapSubInput(io: BaseType): Unit
    Definition Classes
    ComponentEmitterVerilog → ComponentEmitter
  133. val wrappedExpressionToName: HashMap[Expression, String]
    Definition Classes
    ComponentEmitter

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] ) @Deprecated
    Deprecated

Inherited from ComponentEmitter

Inherited from AnyRef

Inherited from Any

Ungrouped