Packages

case class SpinalConfig(mode: SpinalMode = null, flags: HashSet[Any] = mutable.HashSet[Any](), debugComponents: HashSet[Class[_]] = mutable.HashSet[Class[_]](), keepAll: Boolean = false, defaultConfigForClockDomains: ClockDomainConfig = ClockDomainConfig(), onlyStdLogicVectorAtTopLevelIo: Boolean = false, defaultClockDomainFrequency: IClockDomainFrequency = UnknownFrequency(), targetDirectory: String = SpinalConfig.defaultTargetDirectory, oneFilePerComponent: Boolean = false, netlistFileName: String = null, dumpWave: DumpWaveConfig = null, globalPrefix: String = "", privateNamespace: Boolean = false, formalAsserts: Boolean = false, anonymSignalPrefix: String = null, device: Device = Device(), inlineRom: Boolean = false, caseRom: Boolean = false, romReuse: Boolean = false, genVhdlPkg: Boolean = true, verbose: Boolean = false, mergeAsyncProcess: Boolean = false, mergeSyncProcess: Boolean = true, asyncResetCombSensitivity: Boolean = false, anonymSignalUniqueness: Boolean = false, inlineConditionalExpression: Boolean = false, nameWhenByFile: Boolean = true, genLineComments: Boolean = false, noRandBoot: Boolean = false, randBootFixValue: Boolean = true, noAssert: Boolean = false, fixToWithWrap: Boolean = true, headerWithDate: Boolean = false, headerWithRepoHash: Boolean = true, removePruned: Boolean = false, allowOutOfRangeLiterals: Boolean = false, dontCareGenAsZero: Boolean = false, obfuscateNames: Boolean = false, obfuscate: ObfuscateConfig = ObfuscateConfig(), normalizeComponentClockDomainName: Boolean = false, devicePhaseHandler: PhaseDeviceHandler = PhaseDeviceDefault, phasesInserters: ArrayBuffer[(ArrayBuffer[Phase]) ⇒ Unit] = ..., transformationPhases: ArrayBuffer[Phase] = ArrayBuffer[Phase](), memBlackBoxers: ArrayBuffer[Phase] = ArrayBuffer[Phase](), rtlHeader: String = null, scopeProperties: LinkedHashMap[ScopeProperty[_], Any] = ..., _withEnumString: Boolean = true, enumPrefixEnable: Boolean = true, enumGlobalEnable: Boolean = false, bitVectorWidthMax: Int = 4096, singleTopLevel: Boolean = true, noAssertAtTimeZero: Boolean = false, cutLongExpressions: Boolean = true, withTimescale: Boolean = true, printFilelist: Boolean = true, emitFullComponentBindings: Boolean = true, reportIncludeSourceLocation: Boolean = false, reportSourceLocationFormat: String = ..., svInterface: Boolean = false) extends Product with Serializable

Spinal configuration for the generation of the RTL.

memBlackBoxers

list of phases that decide to blackbox memories, see addStandardMemBlackboxing() doc on how to modify the default blackboxOnlyIfRequested policy.

See also

VHDL and Verilog generation doc

Linear Supertypes
Serializable, Serializable, Product, Equals, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. SpinalConfig
  2. Serializable
  3. Serializable
  4. Product
  5. Equals
  6. AnyRef
  7. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new SpinalConfig(mode: SpinalMode = null, flags: HashSet[Any] = mutable.HashSet[Any](), debugComponents: HashSet[Class[_]] = mutable.HashSet[Class[_]](), keepAll: Boolean = false, defaultConfigForClockDomains: ClockDomainConfig = ClockDomainConfig(), onlyStdLogicVectorAtTopLevelIo: Boolean = false, defaultClockDomainFrequency: IClockDomainFrequency = UnknownFrequency(), targetDirectory: String = SpinalConfig.defaultTargetDirectory, oneFilePerComponent: Boolean = false, netlistFileName: String = null, dumpWave: DumpWaveConfig = null, globalPrefix: String = "", privateNamespace: Boolean = false, formalAsserts: Boolean = false, anonymSignalPrefix: String = null, device: Device = Device(), inlineRom: Boolean = false, caseRom: Boolean = false, romReuse: Boolean = false, genVhdlPkg: Boolean = true, verbose: Boolean = false, mergeAsyncProcess: Boolean = false, mergeSyncProcess: Boolean = true, asyncResetCombSensitivity: Boolean = false, anonymSignalUniqueness: Boolean = false, inlineConditionalExpression: Boolean = false, nameWhenByFile: Boolean = true, genLineComments: Boolean = false, noRandBoot: Boolean = false, randBootFixValue: Boolean = true, noAssert: Boolean = false, fixToWithWrap: Boolean = true, headerWithDate: Boolean = false, headerWithRepoHash: Boolean = true, removePruned: Boolean = false, allowOutOfRangeLiterals: Boolean = false, dontCareGenAsZero: Boolean = false, obfuscateNames: Boolean = false, obfuscate: ObfuscateConfig = ObfuscateConfig(), normalizeComponentClockDomainName: Boolean = false, devicePhaseHandler: PhaseDeviceHandler = PhaseDeviceDefault, phasesInserters: ArrayBuffer[(ArrayBuffer[Phase]) ⇒ Unit] = ..., transformationPhases: ArrayBuffer[Phase] = ArrayBuffer[Phase](), memBlackBoxers: ArrayBuffer[Phase] = ArrayBuffer[Phase](), rtlHeader: String = null, scopeProperties: LinkedHashMap[ScopeProperty[_], Any] = ..., _withEnumString: Boolean = true, enumPrefixEnable: Boolean = true, enumGlobalEnable: Boolean = false, bitVectorWidthMax: Int = 4096, singleTopLevel: Boolean = true, noAssertAtTimeZero: Boolean = false, cutLongExpressions: Boolean = true, withTimescale: Boolean = true, printFilelist: Boolean = true, emitFullComponentBindings: Boolean = true, reportIncludeSourceLocation: Boolean = false, reportSourceLocationFormat: String = ..., svInterface: Boolean = false)

    memBlackBoxers

    list of phases that decide to blackbox memories, see addStandardMemBlackboxing() doc on how to modify the default blackboxOnlyIfRequested policy.

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. def addOptions(parser: OptionParser[Unit]): Unit
  5. def addStandardMemBlackboxing(policy: MemBlackboxingPolicy): SpinalConfig.this.type

    Append a phase to flag memories for blackboxing based on a blackboxing policy.

    Append a phase to flag memories for blackboxing based on a blackboxing policy.

    During elaboration, a list of blackboxing detection phases are applied sequentially. Each one decides whether to blackbox each memory, and if blackboxed, removes it from the memories for the next blackboxing phases. The remaining memories are inferred.

    If no blackbox phases are defined (either with memBlackBoxers of SpinalConfig constructor or by calling this method), blackboxOnlyIfRequested is used.

    See also

    RAM/ROM Blackboxing policy documentation

  6. def addTransformationPhase(phase: Phase): SpinalConfig
  7. val allowOutOfRangeLiterals: Boolean
  8. val anonymSignalPrefix: String
  9. val anonymSignalUniqueness: Boolean
  10. def apply[T <: Component](gen: ⇒ T): SpinalReport[T]
  11. def applyToGlobalData(globalData: GlobalData): Unit
  12. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  13. val asyncResetCombSensitivity: Boolean
  14. val bitVectorWidthMax: Int
  15. val caseRom: Boolean
  16. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native() @IntrinsicCandidate()
  17. var cutLongExpressions: Boolean
  18. val debugComponents: HashSet[Class[_]]
  19. val defaultClockDomainFrequency: IClockDomainFrequency
  20. val defaultConfigForClockDomains: ClockDomainConfig
  21. var device: Device
  22. var devicePhaseHandler: PhaseDeviceHandler
  23. var dontCareGenAsZero: Boolean
  24. def dumpWave(depth: Int = 0, vcdPath: String = "wave.vcd"): SpinalConfig
  25. val dumpWave: DumpWaveConfig
  26. var emitFullComponentBindings: Boolean
  27. var enumGlobalEnable: Boolean
  28. var enumPrefixEnable: Boolean
  29. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  30. val fixToWithWrap: Boolean
  31. val flags: HashSet[Any]
  32. var formalAsserts: Boolean
  33. var genLineComments: Boolean
  34. val genVhdlPkg: Boolean
  35. def generate[T <: Component](gen: ⇒ T): SpinalReport[T]
  36. def generateSystemVerilog[T <: Component](gen: ⇒ T): SpinalReport[T]
  37. def generateVerilog[T <: Component](gen: ⇒ T): SpinalReport[T]
  38. def generateVhdl[T <: Component](gen: ⇒ T): SpinalReport[T]
  39. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @IntrinsicCandidate()
  40. val globalPrefix: String
  41. val headerWithDate: Boolean
  42. val headerWithRepoHash: Boolean
  43. def includeFormal: SpinalConfig.this.type
  44. def includeSimulation: SpinalConfig.this.type
  45. def includeSynthesis: SpinalConfig.this.type
  46. val inlineConditionalExpression: Boolean
  47. val inlineRom: Boolean
  48. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  49. def isSystemVerilog: Boolean
  50. val keepAll: Boolean
  51. val memBlackBoxers: ArrayBuffer[Phase]
  52. val mergeAsyncProcess: Boolean
  53. val mergeSyncProcess: Boolean
  54. val mode: SpinalMode
  55. val nameWhenByFile: Boolean
  56. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  57. var netlistFileName: String
  58. val noAssert: Boolean
  59. var noAssertAtTimeZero: Boolean
  60. val noRandBoot: Boolean
  61. var normalizeComponentClockDomainName: Boolean
  62. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  63. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @IntrinsicCandidate()
  64. val obfuscate: ObfuscateConfig
  65. var obfuscateNames: Boolean
  66. val oneFilePerComponent: Boolean
  67. val onlyStdLogicVectorAtTopLevelIo: Boolean
  68. val phasesInserters: ArrayBuffer[(ArrayBuffer[Phase]) ⇒ Unit]
  69. var printFilelist: Boolean
  70. var privateNamespace: Boolean
  71. val randBootFixValue: Boolean
  72. val removePruned: Boolean
  73. var reportIncludeSourceLocation: Boolean
  74. var reportSourceLocationFormat: String
  75. val romReuse: Boolean
  76. val rtlHeader: String
  77. val scopeProperties: LinkedHashMap[ScopeProperty[_], Any]
  78. def setScopeProperty[T](value: ScopePropertyValue): SpinalConfig.this.type
  79. def setScopeProperty[T](scopeProperty: ScopeProperty[T], value: T): SpinalConfig.this.type
  80. var singleTopLevel: Boolean
  81. var svInterface: Boolean
  82. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  83. var targetDirectory: String
  84. val transformationPhases: ArrayBuffer[Phase]
  85. val verbose: Boolean
  86. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  87. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native()
  88. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  89. def withGlobalEnum: SpinalConfig.this.type
  90. def withLineComment: SpinalConfig.this.type
  91. def withPrivateNamespace: SpinalConfig.this.type
  92. var withTimescale: Boolean
  93. def withoutAssert: SpinalConfig
  94. def withoutEnumString(): SpinalConfig.this.type
  95. def withoutLineComment: SpinalConfig.this.type

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] ) @Deprecated
    Deprecated

Inherited from Serializable

Inherited from Serializable

Inherited from Product

Inherited from Equals

Inherited from AnyRef

Inherited from Any

Ungrouped