Packages

c

spinal.lib.com.spi.ddr

SpiXdrMaster

case class SpiXdrMaster(p: SpiXdrParameter) extends Bundle with IMasterSlave with Product with Serializable

Linear Supertypes
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. SpiXdrMaster
  2. Serializable
  3. Serializable
  4. Product
  5. Equals
  6. IMasterSlave
  7. Bundle
  8. ValCallbackRec
  9. ValCallback
  10. MultiData
  11. Data
  12. InComponent
  13. OverridedEqualsHashCode
  14. SpinalTagReady
  15. Assignable
  16. NameableByComponent
  17. Nameable
  18. OwnableRef
  19. ContextUser
  20. ScalaLocated
  21. GlobalDataUser
  22. AnyRef
  23. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new SpiXdrMaster(p: SpiXdrParameter)

Type Members

  1. abstract type RefOwnerType
    Definition Classes
    OwnableRef
  2. case class SpiIce40(p: SpiXdrParameter) extends Bundle with Product with Serializable

Value Members

  1. def ##(right: Data): Bits

    Concatenation between two signals

    Concatenation between two signals

    Definition Classes
    Data
  2. def #*(count: Int): Bits

    Return the count time concatenation of the signal.

    Return the count time concatenation of the signal.

    Definition Classes
    Data
  3. def IFparent: Data
    Definition Classes
    Data
  4. val _spinalTags: LinkedHashSet[SpinalTag]
    Definition Classes
    SpinalTagReady
  5. def addAttribute(attribute: Attribute): SpiXdrMaster.this.type
    Definition Classes
    DataSpinalTagReady
  6. def addAttribute(name: String, value: Int): SpiXdrMaster.this.type
    Definition Classes
    SpinalTagReady
  7. def addAttribute(name: String, value: String): SpiXdrMaster.this.type
    Definition Classes
    SpinalTagReady
  8. def addAttribute(name: String): SpiXdrMaster.this.type
    Definition Classes
    SpinalTagReady
  9. def addTag[T <: SpinalTag](spinalTag: T): SpiXdrMaster.this.type
    Definition Classes
    MultiDataSpinalTagReady
  10. def addTags(h: SpinalTag, tail: SpinalTag*): SpiXdrMaster.this.type
    Definition Classes
    SpinalTagReady
  11. def addTags[T <: SpinalTag](tags: Iterable[T]): SpiXdrMaster.this.type
    Definition Classes
    SpinalTagReady
  12. def allowDirectionLessIo(): SpiXdrMaster.this.type

    Allow a signal of an io Bundle to be directionless.

    Allow a signal of an io Bundle to be directionless.

    Definition Classes
    Data
    See also

    IO Bundle Error Documentation

  13. def allowOverride(): SpiXdrMaster.this.type

    Allow a signal to be overridden.

    Allow a signal to be overridden.

    Definition Classes
    Data
    See also

    Assignment overlap Error Documentation

  14. def allowPartialyAssigned(): SpiXdrMaster.this.type

    Allow a register to be partially assigned

    Allow a register to be partially assigned

    Definition Classes
    Data
  15. def allowPruning(): SpiXdrMaster.this.type
    Definition Classes
    Data
  16. def allowSimplifyIt(): SpiXdrMaster.this.type
    Definition Classes
    Data
  17. def allowUnsetRegToAvoidLatch(): SpiXdrMaster.this.type

    Allow a register to have only an init (no assignments)

    Allow a register to have only an init (no assignments)

    Definition Classes
    Data
    See also

    "Register with only init" Error Documentation

  18. def as[T <: Data](dataType: HardType[T]): T
    Definition Classes
    Data
  19. def asBits: Bits

    Cast signal to Bits

    Cast signal to Bits

    Definition Classes
    MultiDataData
  20. def asData: Data
    Definition Classes
    Data
  21. def asInOut(): SpiXdrMaster.this.type

    Set a signal as inout

    Set a signal as inout

    Definition Classes
    MultiDataData
  22. def asInput(): SpiXdrMaster.this.type

    Set a data as input

    Set a data as input

    Definition Classes
    MultiDataData
  23. def asOutput(): SpiXdrMaster.this.type

    Set a data as output

    Set a data as output

    Definition Classes
    MultiDataData
  24. def assignAllByName(that: Bundle): Unit

    Assign the bundle with an other bundle by name

    Assign the bundle with an other bundle by name

    Definition Classes
    Bundle
  25. def assignDontCare(): SpiXdrMaster.this.type

    Assign the default 'x' value to all signals composing this type.

    Assign the default 'x' value to all signals composing this type.

    Definition Classes
    Data
    See also

    Data type documentation

    "Don't care term" wikipedia article

  26. def assignDontCareToUnasigned(): SpiXdrMaster.this.type
    Definition Classes
    Data
  27. def assignFormalRandom(kind: RandomExpKind): Unit
    Definition Classes
    MultiDataData
  28. final def assignFrom(that: AnyRef, target: AnyRef = this)(implicit loc: Location): Unit
    Definition Classes
    Data
  29. def assignFromBits(bits: Bits, hi: Int, lo: Int): Unit
    Definition Classes
    MultiDataData
  30. def assignFromBits(bits: Bits): Unit
    Definition Classes
    MultiDataData
  31. def assignFromBits(bits: Bits, offset: Int, bitCount: BitCount): Unit
    Definition Classes
    Data
  32. def assignSomeByName(that: Bundle): Unit

    Assign all possible signal fo the bundle with an other bundle by name

    Assign all possible signal fo the bundle with an other bundle by name

    Definition Classes
    Bundle
  33. def assignUnassignedByName(that: MultiData): Unit
    Definition Classes
    MultiData
  34. def bundleAssign(that: Bundle)(f: (Data, Data) ⇒ Unit): Unit
    Definition Classes
    Bundle
  35. def checkDir(that: Bundle): Boolean

    for interface find modport

    for interface find modport

    Definition Classes
    Bundle
  36. def clearAll(): SpiXdrMaster.this.type

    Clear all bits to False and return itself

    Clear all bits to False and return itself

    Definition Classes
    Data
  37. def clone(): SpiXdrMaster
    Definition Classes
    SpiXdrMasterBundleData → AnyRef
  38. def component: Component
    Definition Classes
    ContextUser
  39. final def compositAssignFrom(that: AnyRef, target: AnyRef, kind: AnyRef)(implicit loc: Location): Unit
    Definition Classes
    Assignable
  40. val compositeAssign: Assignable
    Definition Classes
    Assignable
  41. def copyDirectionOfImpl(that: Data): SpiXdrMaster.this.type
    Definition Classes
    MultiDataData
  42. val data: Vec[XdrPin]
  43. def decode(sel: Bool, ss: Seq[Bool]): SpiXdrMaster
  44. def decode(ssId: Int, activeLow: Boolean = true): SpiXdrMaster
  45. def dirString(): String
    Definition Classes
    Data
  46. def dontSimplifyIt(): SpiXdrMaster.this.type
    Definition Classes
    Data
  47. def elements: ArrayBuffer[(String, Data)]
    Definition Classes
    BundleMultiData
  48. var elementsCache: ArrayBuffer[(String, Data)]
    Definition Classes
    Bundle
  49. def elementsString: String
    Definition Classes
    MultiData
  50. def equals(obj: Any): Boolean
    Definition Classes
    OverridedEqualsHashCode → AnyRef → Any
  51. def existsTag(cond: (SpinalTag) ⇒ Boolean): Boolean
    Definition Classes
    SpinalTagReady
  52. def filterTag(cond: (SpinalTag) ⇒ Boolean): Iterable[SpinalTag]
    Definition Classes
    SpinalTagReady
  53. def find(name: String): Data
    Definition Classes
    MultiData
  54. def findTag(cond: (SpinalTag) ⇒ Boolean): Option[SpinalTag]
    Definition Classes
    SpinalTagReady
  55. def flatten: Seq[BaseType]
    Definition Classes
    MultiDataData
  56. def flattenForeach(body: (BaseType) ⇒ Unit): Unit
    Definition Classes
    MultiDataData
  57. def flattenLocalName: Seq[String]
    Definition Classes
    MultiDataData
  58. def flip(): SpiXdrMaster.this.type

    Flip the direction of the signal.

    Flip the direction of the signal.

    in and out are swapped, inout stay the same.

    Definition Classes
    MultiDataData
  59. def foreachReflectableNameables(doThat: (Any) ⇒ Unit): Unit
    Definition Classes
    Nameable
  60. def foreachTag(body: (SpinalTag) ⇒ Unit): Unit
    Definition Classes
    SpinalTagReady
  61. def freeze(): SpiXdrMaster.this.type
    Definition Classes
    MultiDataData
  62. def getAheadValue(): SpiXdrMaster.this.type

    For a register, get the value it will have at the next clock, as a combinational signal.

    For a register, get the value it will have at the next clock, as a combinational signal.

    Definition Classes
    Data
  63. def getBitsWidth: Int

    Return the width of the data

    Return the width of the data

    Definition Classes
    MultiDataData
  64. def getComponent(): Component
    Definition Classes
    DataInComponentNameableByComponent
  65. def getComponents(): Seq[Component]

    Get current component with all parents

    Get current component with all parents

    Definition Classes
    InComponent
  66. def getDirection: IODirection
    Definition Classes
    Data
  67. def getDisplayName(): String
    Definition Classes
    Nameable
  68. def getInstanceCounter: Int
    Definition Classes
    ContextUser
  69. def getMuxType[T <: Data](list: TraversableOnce[T]): HardType[T]
    Definition Classes
    Data
  70. def getName(default: String): String
    Definition Classes
    NameableByComponentNameable
  71. def getName(): String
    Definition Classes
    NameableByComponentNameable
  72. def getPartialName(): String
    Definition Classes
    Nameable
  73. def getPath(from: Component, to: Component): Seq[Component]
    Definition Classes
    NameableByComponent
  74. def getRealSource: Any
    Definition Classes
    Assignable
  75. def getRealSourceNoRec: Any
    Definition Classes
    DataAssignable
  76. def getRefOwnersChain(): List[Any]
    Definition Classes
    OwnableRef
  77. def getRootParent: Data
    Definition Classes
    Data
  78. def getRtlPath(separator: String = "/"): String
    Definition Classes
    Data
  79. def getScalaLocationLong: String
    Definition Classes
    ScalaLocated
  80. def getScalaLocationShort: String
    Definition Classes
    ScalaLocated
  81. def getScalaTrace(): Throwable
    Definition Classes
    ScalaLocated
  82. def getTag[T <: SpinalTag](clazz: Class[T]): Option[T]
    Definition Classes
    SpinalTagReady
  83. def getTags(): LinkedHashSet[SpinalTag]
    Definition Classes
    SpinalTagReady
  84. def getTagsOf[T <: SpinalTag]()(implicit tag: ClassTag[T]): Iterable[T]
    Definition Classes
    SpinalTagReady
  85. def getTypeString: String
    Definition Classes
    Bundle
  86. def getZero: SpiXdrMaster.this.type

    Create a signal set to 0

    Create a signal set to 0

    Definition Classes
    MultiDataData
  87. val globalData: GlobalData
    Definition Classes
    GlobalDataUser
  88. var hardtype: HardType[_]
    Definition Classes
    Bundle
  89. def hasTag[T <: SpinalTag](clazz: Class[T]): Boolean
    Definition Classes
    SpinalTagReady
  90. def hasTag(spinalTag: SpinalTag): Boolean
    Definition Classes
    SpinalTagReady
  91. def hashCode(): Int
    Definition Classes
    OverridedEqualsHashCode → AnyRef → Any
  92. final def initFrom(that: AnyRef, target: AnyRef = this): Unit
    Definition Classes
    Data
  93. def instanceAttributes(language: Language): Iterable[Attribute]
    Definition Classes
    SpinalTagReady
  94. def instanceAttributes: Iterable[Attribute]
    Definition Classes
    SpinalTagReady
  95. final def intoMaster(): SpiXdrMaster.this.type

    Convert into master

    Convert into master

    Definition Classes
    IMasterSlave
  96. final def intoSlave(): SpiXdrMaster.this.type

    Convert into slave

    Convert into slave

    Definition Classes
    IMasterSlave
  97. def isAnalog: Boolean
    Definition Classes
    Data
  98. def isComb: Boolean
    Definition Classes
    Data
  99. def isCompletelyUnnamed: Boolean
    Definition Classes
    Nameable
  100. def isDirectionLess: Boolean
    Definition Classes
    Data
  101. def isEmptyOfTag: Boolean
    Definition Classes
    SpinalTagReady
  102. def isInOut: Boolean
    Definition Classes
    Data
  103. def isInput: Boolean
    Definition Classes
    Data
  104. def isInputOrInOut: Boolean
    Definition Classes
    Data
  105. final def isMasterInterface: Boolean

    Are port directions set for a Master interface?

    Are port directions set for a Master interface?

    Definition Classes
    IMasterSlave
  106. final def isNamed: Boolean
    Definition Classes
    Nameable
  107. def isOutput: Boolean
    Definition Classes
    Data
  108. def isOutputOrInOut: Boolean
    Definition Classes
    Data
  109. def isPriorityApplicable(namePriority: Byte): Boolean
    Definition Classes
    Nameable
  110. def isReg: Boolean
    Definition Classes
    Data
  111. def isRegOnAssign: Boolean
    Definition Classes
    Data
  112. final def isSlaveInterface: Boolean

    Are port directions set for a Master interface?

    Are port directions set for a Master interface?

    Definition Classes
    IMasterSlave
  113. def isUnnamed: Boolean
    Definition Classes
    NameableByComponentNameable
  114. def lazySclk(ssIdle: Int, sclkValue: Boolean): SpiXdrMaster
  115. val name: String
    Definition Classes
    Nameable
  116. def noBackendCombMerge(): SpiXdrMaster.this.type

    Put the combinatorial logic driving this signal in a separate process

    Put the combinatorial logic driving this signal in a separate process

    Definition Classes
    Data
  117. def noCombLoopCheck(): SpiXdrMaster.this.type

    Disable combinatorial loop checking for this Data

    Disable combinatorial loop checking for this Data

    Definition Classes
    Data
    See also

    Combinatorial loop Error Documentation

  118. def onEachAttributes(doIt: (Attribute) ⇒ Unit): Unit
    Definition Classes
    SpinalTagReady
  119. def overrideLocalName(name: String): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  120. val p: SpiXdrParameter
  121. val parent: Data
    Definition Classes
    Data
  122. val parentScope: ScopeStatement
    Definition Classes
    ContextUser
  123. def pull(propagateName: Boolean): SpiXdrMaster.this.type
    Definition Classes
    Data
  124. def pull(): SpiXdrMaster.this.type

    Pull a signal to the top level (use for debugging)

    Pull a signal to the top level (use for debugging)

    Definition Classes
    Data
  125. def purify(): SpiXdrMaster.this.type
    Definition Classes
    Data
  126. def randBoot(u: Unit): SpiXdrMaster.this.type

    Useful for register that doesn't need a reset value in RTL, but need a random value for simulation (avoid x-propagation)

    Useful for register that doesn't need a reset value in RTL, but need a random value for simulation (avoid x-propagation)

    Definition Classes
    Data
  127. val refOwner: RefOwnerType
    Definition Classes
    OwnableRef
    Annotations
    @DontName()
  128. def reflectNames(): Unit
    Definition Classes
    Nameable
  129. def removeAssignments(data: Boolean = true, init: Boolean = true, initial: Boolean = true): SpiXdrMaster.this.type
    Definition Classes
    Data
  130. def removeDataAssignments(): SpiXdrMaster.this.type
    Definition Classes
    Data
  131. def removeInitAssignments(): SpiXdrMaster.this.type
    Definition Classes
    Data
  132. def removeTag(spinalTag: SpinalTag): SpiXdrMaster.this.type
    Definition Classes
    SpinalTagReady
  133. def removeTags(tags: Iterable[SpinalTag]): SpiXdrMaster.this.type
    Definition Classes
    SpinalTagReady
  134. def resized: SpiXdrMaster.this.type

    Return a version of the signal which is allowed to be automatically resized where needed.

    Return a version of the signal which is allowed to be automatically resized where needed.

    The resize operation is deferred until the point of assignment later. The resize may widen or truncate, retaining the LSB.

    Definition Classes
    Data
    See also

    Width checking Documentation

  135. def rootIF(): Interface

    root interface

    root interface

    Definition Classes
    Data
  136. def rootIFList(): List[Interface]
    Definition Classes
    Data
  137. def rootIFrec(now: Data, lastRoot: List[Interface]): List[Interface]
    Definition Classes
    Data
  138. val scalaTrace: Throwable
    Definition Classes
    ScalaLocated
  139. val sclk: XdrOutput
  140. def setAll(): SpiXdrMaster.this.type

    Set all bits to True and return itself

    Set all bits to True and return itself

    Definition Classes
    Data
  141. def setAsAnalog(): SpiXdrMaster.this.type
    Definition Classes
    Data
  142. def setAsComb(): SpiXdrMaster.this.type

    Set baseType to Combinatorial

    Set baseType to Combinatorial

    Definition Classes
    MultiDataData
  143. def setAsDirectionLess(): SpiXdrMaster.this.type

    Remove the direction (in, out, inout) to a signal

    Remove the direction (in, out, inout) to a signal

    Definition Classes
    MultiDataData
  144. final def setAsMaster(): Unit

    Set as master interface

    Set as master interface

    Definition Classes
    IMasterSlave
  145. def setAsReg(): SpiXdrMaster.this.type

    Set baseType to reg

    Set baseType to reg

    Definition Classes
    MultiDataData
  146. final def setAsSlave(): Unit

    Set a slave interface

    Set a slave interface

    Definition Classes
    IMasterSlave
  147. def setCompositeName(nameable: Nameable, postfix: String, namePriority: Byte): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  148. def setCompositeName(nameable: Nameable, postfix: String, weak: Boolean): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  149. def setCompositeName(nameable: Nameable, postfix: String): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  150. def setCompositeName(nameable: Nameable, namePriority: Byte): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  151. def setCompositeName(nameable: Nameable, weak: Boolean): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  152. def setCompositeName(nameable: Nameable): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  153. def setLambdaName(isNameBody: ⇒ Boolean)(nameGen: ⇒ String): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  154. def setName(name: String, namePriority: Byte): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  155. def setName(name: String, weak: Boolean): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  156. def setName(name: String): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  157. def setNameAsWeak(): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  158. def setOutputAsReg(): SpiXdrMaster.this.type

    Recursively set baseType to reg only for output

    Recursively set baseType to reg only for output

    Definition Classes
    Data
  159. def setPartialName(name: String, namePriority: Byte, owner: Any): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  160. def setPartialName(name: String, namePriority: Byte): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  161. def setPartialName(name: String, weak: Boolean): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  162. def setPartialName(owner: Nameable, name: String, namePriority: Byte): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  163. def setPartialName(owner: Nameable, name: String, weak: Boolean): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  164. def setPartialName(name: String): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  165. def setPartialName(owner: Nameable, name: String): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  166. def setPartialName(owner: Nameable): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  167. def setRefOwner(that: Any): Unit
    Definition Classes
    OwnableRef
  168. def setScalaLocated(source: ScalaLocated): SpiXdrMaster.this.type
    Definition Classes
    ScalaLocated
  169. def setWeakName(name: String): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  170. def spinalTags: LinkedHashSet[SpinalTag]
    Definition Classes
    SpinalTagReady
  171. val ss: Bits
  172. def toIo(): SpiXdrMaster.this.type
    Definition Classes
    Data
  173. def toMdio(): Mdio
  174. def toMuxInput[T <: Data](muxOutput: T): T
    Definition Classes
    Data
  175. def toSpi(): SpiHalfDuplexMaster
  176. def toSpiEcp5(): SpiMaster
  177. def toSpiEcp5Flash(): SpiMaster
  178. def toSpiIce40(): SpiIce40
  179. def toString(): String
    Definition Classes
    BundleNameable → AnyRef → Any
  180. def unfreeze(): SpiXdrMaster.this.type
    Definition Classes
    MultiDataData
  181. def unsetName(): SpiXdrMaster.this.type
    Definition Classes
    Nameable
  182. def valCallback[T](ref: T, name: String): T
    Definition Classes
    ValCallbackRec → ValCallback
  183. def valCallbackOn(ref: Any, name: String, refs: Set[Any]): Unit
    Definition Classes
    ValCallbackRec
  184. def valCallbackRec(ref: Any, name: String): Unit
    Definition Classes
    BundleValCallbackRec
  185. def withoutSs(): SpiXdrMaster
  186. def wrapNext(): SpiXdrMaster.this.type
    Definition Classes
    Data
  187. def zipByName(that: MultiData, rec: ArrayBuffer[(BaseType, BaseType)] = ArrayBuffer()): ArrayBuffer[(BaseType, BaseType)]
    Definition Classes
    MultiData

Deprecated Value Members

  1. def asDirectionLess(): SpiXdrMaster.this.type
    Definition Classes
    Data
    Annotations
    @deprecated
    Deprecated

    (Since version ???) use setAsDirectionLess instead

  2. def asMaster(): Unit

    Override it to define port directions for a master interface.

    Override it to define port directions for a master interface.

    Definition Classes
    SpiXdrMasterIMasterSlave
    Deprecated

    This method must be overriden but not called. Calling this method is not correct. Call setAsMaster() or intoMaster() instead. This method is named asXxx but it does not return Xxx. This method does not update isMasterInterface and isSlaveInterface.

  3. def asSlave(): Unit

    Override it to define port directions for a master interface.

    Override it to define port directions for a master interface.

    If not overriden, defaults to the opposite port directions of asMaster().

    Definition Classes
    IMasterSlave
    Deprecated

    This method can be overriden but not called. Calling this method is not correct. Call setAsSlave() or intoSlave() instead. This method is named asXxx but it does not return Xxx. This method does not update isMasterInterface and isSlaveInterface.

  4. def genIf(cond: Boolean): SpiXdrMaster.this.type

    Generate this if condition is true

    Generate this if condition is true

    Definition Classes
    Data
    Annotations
    @deprecated
    Deprecated

    does not work with <>, use 'someBool generate Type()' or 'if(condition) Type() else null' instead