You're reading an pre-release version of this documentation.
For the latest stable release version, please have a look at master.

Dismiss

SoC

This is currently WIP.

• MicroSoc
  • Verilog generation
  • Simulation (SpinalSim / Verilator)
  • Adding a custom peripheral
  • Exporting an APB3 bus to the toplevel
  • Adding a custom instruction
• Litex